

Analytical electro-thermal model and 3-D thermal resistance network for SMD-based printed circuit board power converters

Talis Piovesan, Edemar O. Prado, *student member, IEEE*, Hamiltom C. Sartori, *member, IEEE*, and José R. Pinheiro, *member, IEEE*,

Abstract—This work presents an analytical electro-thermal model for SMD-based printed circuit board (PCB) power converters. Temperature-dependent component losses are derived from analytical models and a 3-D thermal resistance network is employed to characterize the temperatures across components and PCB paths. Furthermore, the work explores the mechanical and thermal interaction within the PCB paths, concurrently analyzing semiconductor switches and the power inductor in synchronous commutation cell configurations. The proposed model undergoes evaluation with two different PCB layouts of a synchronous boost converter, operating at 350 kHz with 50 W and 75 W. Model-generated temperatures are compared with experimental measurements using a thermal imaging camera and with Finite Elements Analysis (FEA) in Ansys Icepak. The acquired results validate the accuracy of the proposed model.

Index Terms—Finite Elements Analysis, PCB layout, Power electronics, Synchronous commutation cell, Thermal modeling.

I. INTRODUCTION

In the last decade, many efforts have been directed at power electronics to make power converters more efficient, compact, reliable, and low-cost [1]–[4]. Among different techniques, the efficiency and power density maximization of the converter can be accomplished by wide bandgap (WBG) semiconductor technologies [5]–[7]; switching frequency rising; printed circuit board (PCB) layout parasitic minimization [8]–[10] and thermal management [11], [12].

Advancements in surface mount device (SMD) technology have significantly enhanced the performance and efficiency of power semiconductors, reducing parasitic inductances and making them suitable for various applications, from consumer electronics to industrial equipment [13]. SMD power

MOSFETs are soldered directly onto the PCB surface, significantly reducing occupied space. However, due to their smaller exposed surfaces, their heat dissipation capabilities may be limited compared to through-hole MOSFETs, and adequate thermal management of the PCB is necessary to ensure efficient heat dissipation [14], [15].

Power converter topologies including buck, boost, and buck-boost, employ low-side and high-side half-bridge configurations with a power inductor, forming a synchronous commutation cell [16]–[18]. Traditionally, thermal management in a synchronous commutation cell is achieved using PCB paths and heat sinks or coolers, which dissipate heat from semiconductors to the environment, thereby reducing junction-ambient thermal resistance [19]–[21]. Nevertheless, a recent approach reveals the potential to transfer heat from SMD hot spots to the ambient environment solely through PCB paths and thermal vias, obviating the need for additional heat sinks or coolers [22].

Research that analyzes the PCB mechanical characteristics and the thermal behavior of semiconductor switches and power inductors is presented in different works in the literature. In [22], an algorithm is developed to optimize the mechanical characteristics of pads, such as PCB path length, and width to minimize the thermal resistance and maximize the heat flow rate from SMD semiconductors.

An electro-thermal design methodology for a synchronous buck converter is discussed in [23] and [24]. The PCB layout is developed with internal layers of PCB paths that maximize the heat transfer from the semiconductors to the ambient, minimizing its junction temperatures.

A design and thermal characterization of a high power density SMD GaN-based synchronous buck converter is proposed in [25]. The authors have considered the thermal coupling among the semiconductor switches and the power inductor. This also presents a simplified 2-D thermal resistance model to estimate the semiconductor junction temperature and the inductor temperature. An analytical method to estimate the PCB paths, case, and junction temperature of semiconductor switches is discussed in [26]. This method is based on Fourier series and finite volume techniques, with the main objective being to describe the thermal estimation of the PCB elements considering radiation heat transfer between the PCB and the ambient.

In [27], the authors proposed an analytical method based on

This work has been submitted to the IEEE for possible publication. Copyright may be transferred without notice, after which this version may no longer be accessible.

This research was financially supported by the funding agency CAPES (process 88887.597766/2021-00) CAPES/PROEX Financing code 001.

Talis Piovesan is with Federal University of Bahia, Salvador, 40170-110, BA, Brazil and Federal Institute Farroupilha - Campus Panambi, Panambi, 98280-000, RS, Brazil (e-mail: talis.piovesan@ufba.br), (e-mail: talis.piovesan@iffarroupilha.edu.br)

Edemar O. Prado, and José R. Pinheiro are with the Federal University of Bahia, Salvador, 40170-110, BA, Brazil, and Federal University of Santa Maria, Santa Maria, 97105-900, RS, Brazil (e-mail: edemar.prado@ufba.br), (e-mail: jrenes@gepoc.ufsm.br).

Hamiltom C. Sartori is with the Federal University of Santa Maria, Santa Maria, 97105-900, RS, Brazil. (e-mail: hamiltomsar@gmail.com).

finite differences to estimate transient and steady-state junction temperatures in IGBTs attached to a power module. Moreover, through a ZVS full-bridge with a magnetic coupling power converter, the transient and steady-state temperatures of IGBTs are compared and validated through experimental results.

A method of thermal estimation for two IGBTs and two diodes attached to a power module is presented in [28]. The method makes use of an electrical circuits simulator and Finite Element Analysis (FEA) simulation to determine a thermal interaction that occurs among the components and their thermal behavior. The electrical simulator estimated the power losses in the IGBTs and the diodes, and the FEA evaluated separately the thermal interaction among them. The authors created an equivalent thermal capacitance and resistance matrix that relates the losses of the elements, their junction temperature, and the temperature of the heat sink of the power module.

In addition, [29] discusses a study focused on estimating losses and determining the optimal thermal placement of power electronic modules. The loss estimation is performed by analytical models. The paper employs the FEA method for solving conductive heat transfer in the complex geometry of a three-phase inverter, integrating it with a genetic algorithm (GA) to optimize thermal chip placement. This method significantly reduced FEA efforts.

From methodologies employed in the literature, it is noted that works [23] and [24] lack an analysis of PCB paths and their impact on the junction temperature of semiconductors. [25] necessitates the implementation of a physical prototype, while [26] involves complex methods that are challenging to implement. Furthermore, [27] does not address the thermal behavior in PCBs with thermal vias, and [28] and [29] require FEA to extract thermal impedance among the elements. However, the use of FEA presents challenges, given its licenses, computational processing time, and significant human resources involved in the simulation [30], [31].

Based on these considerations, this paper proposes an analytical electro-thermal model for an SMD-based synchronous commutation cell. The model uses temperature-dependent electrical losses obtained through analytical models and a 3-D thermal resistance network, enhancing the accuracy of thermal estimation, and providing precise, and reliable results without the need for FEA simulation or the prototyping process.

The paper additionally assesses the mechanical and thermal interaction within the PCB paths, simultaneously analyzing the semiconductor switches in both low-side and high-side half-bridge configurations, along with the power inductor. This analysis empowers the PCB designer to evaluate the impact of each component on converter power losses and their contribution to the thermal behavior of the synchronous commutation cell.

To systematically present the findings, the work is structured as follows. Section II outlines and models the three heat transfer mechanisms from PCB to ambient. Subsequently, Section III employs these mechanisms for the thermal modeling and characterization of the SMD-based synchronous commutation cell. This is performed by the development of an analytical electro-thermal model and a 3-D thermal resistance network. Section IV provides a description of the FEA and

experimental setup. The experimental results are discussed in Section V. Section VI concludes the work.

II. HEAT TRANSFER IN PCBs

The three basic heat transfer mechanisms from PCB to ambient are conduction, convection, and radiation. An equivalent electrical circuit can accomplish the heat transfer mechanism, in which the conduction, convection, and radiation are expressed as thermal resistances. Thus, the next sections present the thermal resistance equations in Sections II-A, II-B, and II-C for conduction, convection, and radiation respectively. In Section II-D is presented the extended surface modeling and in Section II-E the application of these models in a PCB.

A. Conduction

Conduction heat transfer in a PCB occurs when a hot spot delivers energy to the PCB path as a result of adjacent high and low-energy particle exchange. Thus, in (1) it is shown an equivalent conduction thermal resistance which appears in the area between the hot spot and the PCB path extension. Moreover, in (2) it is presented a conduction heat transfer thermal resistance inside the PCB, through the FR4 epoxy dielectric material [12], [32], [33].

$$R_{\theta cond} = \frac{l}{k_{Cu} \cdot t_{Cu} \cdot w} \quad (1)$$

where l represents the length between the hot spot and the PCB path end, k_{Cu} the copper thermal conductance, t_{Cu} the PCB copper plane thickness, and w the PCB path width.

$$R_{\theta PCB} = \frac{t_{PCB}}{k_{FR4} \cdot A_{max}} \quad (2)$$

where k_{FR4} is the FR4 epoxy thermal conductance, t_{PCB} the PCB thickness and A_{max} the PCB maximum surface.

Thermal vias are also used in PCB layout to improve the heat transfer from a hot spot to the ambient. As presented in [22]. Thermal vias are holes made with a plating material, filled with air or a metallic element which connects two different PCB layers to provide an effective thermal path, and (3) defines the thermal resistance in accordance to the via diameter, plating thickness, and filler material properties [33].

$$R_{\theta via} = R_{\theta filler} // R_{\theta barrel} \quad (3)$$

where $R_{\theta filler}$ is defined in (4) and represents the thermal resistance of the filler material along a thermal via; and $R_{\theta barrel}$, calculated by (5), the thermal resistance of the plating material, attached to a PCB hole.

$$R_{\theta filler} = \frac{t}{k_{filler} \cdot \pi \left(\frac{\phi}{2} - t_{pth} \right)^2} \quad (4)$$

$$R_{\theta barrel} = \frac{t}{k_{Cu} \cdot \pi \cdot t_{pth} (\phi - t_{pth})} \quad (5)$$

where t_{pth} is the plating thickness, ϕ the via diameter, k_{filler} the thermal conductivity of the filler material and t , the PCB thickness. Also, when more than one thermal via is placed

near a heat source, its equivalent thermal resistance is equal to a parallel association of all thermal vias, given by (6).

$$R_{\theta_{via}(equiv)} = \frac{R_{\theta_{via}}}{n_{vias}} \quad (6)$$

where n_{vias} is the number of vias attached to a PCB path.

B. Convection

Convection heat transfer is a combination of conduction and fluid motion and can be classified as natural or forced. In natural convection, every fluid motion is caused by natural ways, such as hot fluid moving upward and cold fluid moving downward [12].

The thermal resistance that represents the convection heat transfer can be expressed as,

$$R_{\theta_{conv}} = \frac{L_C}{k_{air} \cdot Nu \cdot A} \quad (7)$$

where L_C is the critical length, k_{air} is the air thermal conductance, Nu the Nusselt coefficient, and A the PCB path surface area [12], [32], [33].

When a PCB presents a horizontal positioning the L_C is defined as,

$$L_C = \frac{A}{p} \quad (8)$$

where p is the whole boundary of the PCB path or its perimeter.

Nusselt coefficient represents the relation between conduction and convection [32], which occurs inherently in the convection heat transfer process and is defined in,

$$Nu = \left[0.825 + \frac{0.387 + Ra^{\frac{1}{6}}}{\left[1 + \frac{0.492}{0.71} \right]^{\frac{8}{27}}} \right]^2 \quad (9)$$

where Ra is the Rayleigh coefficient which describes a relation between fluctuation and viscosity in a fluid, expressed as,

$$Ra = \frac{g \beta_{ar} \Delta T L_C^3}{\nu^2} \quad (10)$$

where g is the gravitational force of the Earth, β_{ar} the air thermal expansion coefficient, ΔT the maximum variation temperature, and ν the air viscosity.

C. Radiation

The thermal resistance which represents the radiation heat transfer process is expressed in (11), and it is inversely proportional to the material emissivity coefficient (ϵ), Steffen-Boltzmann constant (σ), the surface temperature (T_{top}) and the PCB path surface area (A), T_{∞} represents the ambient temperature [32], [33],

$$R_{\theta_{rad}} = \frac{1}{\epsilon \sigma (T_{top} - T_{\infty})^3 A} \quad (11)$$

D. Extended Surfaces

Additionally, PCB paths can be modeled as extended surfaces or fins. It is considered that there is no heat generation, convective heat transfer (h_{conv}), and conductive heat transfer (k) remains constant along the fin [32], [33]. Also, supposing that the boundary does not transfer heat to the ambient, the thermal resistance that represents the fin is defined in 12. More details of constructive characteristics of fins are presented in [32], [33].

$$R_{\theta_{fin}} = \frac{1}{\eta_a h_{conv} L w} \quad (12)$$

where η_a is the fin efficiency, explained in details by [33].

E. PCB Thermal Behavior

The components of an electronic circuit built in a PCB, are represented as current sources in the equivalent thermal circuit. These heat sources are connected in the system with equivalent thermal resistances in the x, y, and z directions (3-D), immersed in the ambient air (ambient temperature).

Thus, from the thermal resistance description, it is possible to note the influence of mechanical characteristics of PCB paths and the heat transfer rate from heat sources to ambient. Furthermore, to model the whole system accurately, it is necessary to build thermal resistance network. This can be used to evaluate the thermal coupling among the PCB paths and the heat sources to estimate the temperatures in the components. Figure 1 expresses an SMD-based component attached to a PCB with different thermal resistances, which are the opposition to heat transfer to ambient.




Fig. 1. SMD-based chip and the thermal resistances in a PCB.

III. THERMAL MODELING AND CHARACTERIZATION OF A SYNCHRONOUS COMMUTATION CELL

As aforementioned, in this work, a boost synchronous commutation cell is used as a case study. To demonstrate the PCB mechanical characteristics, Figure 2 (a) illustrates a commercial PCB with four conduction planes, a top layer making the PCB paths, two inner layers, and the bottom layer, separated by a dielectric material made of FR4 epoxy. Also, it presents the SMD inductor and the two SMD semiconductor switches. Its equivalent electrical circuit is shown in Figure 2 (b).

In these, E_1 is the power inductor, E_2 and E_3 are the low-side and high-side semiconductor switches, respectively.




Fig. 2. Synchronous boost converter. (a) Components distribution and its PCB paths. (b) Electrical circuit

T_1, T_2, T_3 , and T_4 are the PCB paths among the electronic device, which connect the input voltage, the output voltage, and the power converter components. I is the electrical current, and e represents the spacing between conduction planes. Besides that, the DC-DC converter acts as a dimmable LED driver, where a closed-loop control system regulates the power transferred to the load.

Considering a synchronous boost configuration, the input current will be applied in the T_1 path. The electrical current circulates through the inductor, to T_2 , and arrives at T_3 when E_2 is on-state. When the E_2 is off-state, E_3 is on-state and the energy stored in the inductor is delivered to the load through T_4 . The T_3 path is connected to the ground plane, and the T_4 path is the power converter output voltage terminal.

T_1, T_2, T_3 , and T_4 PCB path mechanical characteristics influence actively the heat transfer process in the power converter. T_2 and T_3 modify E_2 behavior and its junction temperature (T_J), due to conduction and convection heat transfer to ambient. Also, E_2 transfers the heat to the ambient vertically through the PCB from top to bottom, and by convection through its package. Furthermore, T_2 and T_4 influences the E_3 semiconductor temperature.

TABLE I
SYNCHRONOUS BOOST ELECTRICAL CHARACTERISTICS.

Variable	Symbol	Value
Input voltage	V_{in}	12V
Output voltage	V_{out}	53.70V
Nominal output power	P_{out}	75 W
Switching frequency	f_{sw}	350kHz
Input capacitor	C_{in}	10μF
Output capacitor	C_{out}	10μF
Power inductor	E_1	33μH
High-side switch	E_3	EPC 2016C
Low-side switch	E_2	EPC 2001C

Taking into account the discussions performed for Figure 2, two distinct PCB layouts are designed and represented in Figures 3 (a) and (b). These consider the converter electrical parameters presented in Table I. The width and length for tracks in layouts 1 and 2 are shown in Table II. PCB layer stack-ups are presented in Figures 4 (a) and (b). The main differences between the layouts are related to the number of copper planes (2 and 4), copper plane thickness (1oz and 2oz), PCB thickness (1mm and 1.6mm), number of vias and the PCB path area.




Fig. 3. Synchronous boost converter and its PCB paths distribution. (a) Layout 1 (b) Layout 2.




Fig. 4. PCB layer stack-up. (a) Layout 1. (b) Layout 2.

Layouts 1 and 2 are used to create the 3-D thermal resistance network, relating their electrical and thermal characteristics. The model uses temperature-dependent electrical losses and a 3-D thermal resistance network to find the temperatures of the components. A flowchart that represents the steps in the

TABLE II
LENGTH AND WIDTH FOR PCB PATHS IN LAYOUT 1 AND 2.

Track	Layout 1 (mm)		Layout 2 (mm)	
	Length	Width	Length	Width
1	$l_1 = 19.93$	$w_1 = 8.0$	$l_1 = 34.60$	$w_1 = 7.5$
2	$l_2 = 10.48$	$w_2 = 7.54$	$l_2 = 11.33$	$w_2 = 9.03$
3	$l_3 = 2.5$	$w_3 = 6.32$	$l_3 = 4.0$	$w_3 = 34.6$
4	$l_4 = 3.0$	$w_4 = 33.60$	$l_4 = 21.19$	$w_4 = 21.92$

proposed method is shown in Figure 5, and its application in layouts 1 and 2 are explained in Sections III-A and III-B, respectively. The steps for Figure 5 are described as follows:

- Step 1: Input parameters definition, in which the PCB designer has to inform: the PCB layout mechanical characteristics; initial value of heat sources related to power losses in components, P_{E1} , P_{E2} and P_{E3} , which are, respectively, the inductor power losses, the low-side transistor and high-side transistor losses; ambient parameters; and the power converter electrical characteristics.
- Step 2: PCB paths conversion. Where the PCB paths are converted into thermal resistances and applied to a 3-D thermal resistance model. A mathematical software calculates all coefficients that influence the heat transfer process among the heat sources and the ambient. In the convection process, it is necessary to calculate R_a , Nu , and $R_{\theta conv}$. Moreover, $R_{\theta cond}$ is defined in every PCB path. $R_{\theta rad}$ is only calculated regarding the inductor surface. Also $R_{\theta PCB}$, $R_{\theta vias}$, η_a , $k_{bottomind}$ and all thermal parameters are applied to the model. As an example, Appendix A provides the equations for layout 1.
- Step 3: Linear system definition and solution, where the model defined in step 2 for each layout is solved using mathematical software.
- Step 4: Results acquisition. Where the superficial temperature estimation in the inductor (T_{E1}), low-side (T_{E2}) and high-side (T_{E3}) semiconductors, and the T_2 path (T_{T2}).
- Step 5: Power losses iteration. The power losses are recalculated, considering the temperatures calculated in Step 4 and their influence on drain-to-source on-state resistance (RDSon) (electro-thermal model).
- Step 6: Temperature actualization. Step 3 is repeated with the power losses calculated in Step 5.
- Step 7: Final step. This process is repeated until the temperature obtained in the steady state is lower than 1% related to the temperature obtained in the last update.

A. Thermal model - Layout 1

The thermal model for the synchronous boost converter layout 1 is composed of a 3-D thermal resistance network (Figure 6). The red cylinders represent the thermal resistance and the gray blocks are the heat sources (inductor and semiconductor switches). In all connections between two thermal resistances, it is possible to obtain an estimated temperature. However, the yellow pyramids highlight important points in the model. The specific location of the pyramids was chosen to estimate the main elements temperature (inductor and




Fig. 5. Proposed analytical method flowchart.

switches) and the PCB path representing a thermal and electric connection link.

Also, toroids represent thermal vias and the blue dots are the T_∞ point (ambient temperature). It is assumed that the three heat sources (inductor, low-side switch, and high-side switch) dissipate heat through the x, y, and z axes. In each block, there will be convection at the central point both in the upward and downward directions after the heat passes through the FR4 layer of the PCB to the surroundings.

In T_1 PCB path the methodology assumes the heat transfer only occurs in the top/down and front/back direction (x and z axis). Although, the T_2 PCB path is wider than T_1 , T_3 , and T_4 because it connects the inductor and the semiconductor switches. The T_2 PCB path is a thermal interface between all the thermal sources of the system. Thus, it is considered that heat transfer occurs along the surface of T_2 . The thermal resistances R_1 and R_2 represent the opposition to the heat transfer in the front/back direction (x-axis), and R_3 represent the thermal resistance in the left/right direction (y-axis). So, with this developed network of thermal resistances, it is possible to determine T_{T2} in a central point of T_2 , where the designer can define its distances along the x and y axis or the distance of the main components.

To calculate the temperature in the inductor, semiconduc-




Fig. 6. 3-D thermal resistances network model developed.

$$\begin{aligned}
 T_{T1} \cdot (2k_{cond} + k_{bottom} + k_{convT1} + 2k_{cond}) - T_{E1} \cdot 2k_{cond} - T_{\infty} \cdot 2k_{cond} - T_{\infty} \cdot k_{bottom} - T_{\infty} \cdot k_{convT1} &= 0 \\
 T_{E1} \cdot (k_{eq} + k_{bottom_{ind}} + 2k_{cond} + 2k_{k1}) - T_{T1} \cdot 2k_{cond} - T_{p1} \cdot k_1 - T_{p3} \cdot k_1 &= P_{E1} + T_{\infty} \cdot k_{eq} + T_{\infty} \cdot k_{bottom_{ind}} + T_{\infty} \\
 T_{p1} \cdot (k_1 + k_2 + k_3 + k_{via1}) - T_{E1} \cdot k_1 - T_{E2} \cdot k_3 - T_{p6} \cdot k_2 - T_{\infty} \cdot k_{via1} &= 0 \\
 T_{p2} \cdot (k_2 + k_3 + \frac{k_3}{2}) - T_{p4} \cdot \frac{k_3}{2} - T_{E2} \cdot k_3 - T_{p6} \cdot k_2 &= 0 \\
 T_{p3} \cdot (k_1 + k_2 + k_3 + k_{via2}) - T_{p1} \cdot k_1 - T_{p7} \cdot k_2 - T_{E3} \cdot k_3 - T_{\infty} \cdot k_{via2} &= 0 \\
 T_{p4} \cdot (k_2 + k_3 + \frac{k_3}{2}) - T_{p2} \cdot \frac{k_3}{2} - T_{p7} \cdot k_2 - T_{E3} \cdot k_3 &= 0 \\
 T_{T2} \cdot (k_3 + k_3 + k_{convT2} + k_{bottom}) - T_{p6} \cdot k_3 - T_{p7} \cdot k_3 &= T_{\infty} \cdot k_{convT2} + T_{\infty} \cdot k_{bottom} \\
 T_{p6} \cdot (2 \cdot k_2 + k_3) - T_{p1} \cdot k_2 - T_{p2} \cdot k_2 - T_{T2} \cdot k_3 &= 0 \\
 T_{p7} \cdot (2 \cdot k_2 + k_3) - T_{p3} \cdot k_2 - T_{p4} \cdot k_2 - T_{T2} \cdot k_3 &= 0 \\
 T_{E2} &= P_{E2} \cdot \eta_{a4} \cdot k_{fin4} + T_{\infty} \\
 T_{E3} &= P_{E3} \cdot \eta_{a3} \cdot k_{fin3} + T_{\infty}
 \end{aligned} \tag{13}$$

tors, and PCB paths on the PCB layout, a linear system is expressed in (13), using the thermal conductance as the inverse of thermal resistances presented in Section II. The term R_{condT1} is defined with equation (1); the term $R_{\theta PCB_{ind}}$ is calculated applying the equation (2); R_{convT1} is calculated through (7), (8), (9), (10); $R_{\theta rad_{ind}}$ is defined with (11); $R_{\theta via1}$ through (3), (5), (4) and (6); $R_{\theta fin3}$ is defined through (12).

Information for all the coefficients presented in Figure 6 are in Appendix A. Using these coefficients, the length and width for PCB paths presented in Table II, areas related to SMD inductor and transistors, as well as the PCB dimensions presented in Figure 3 (a); the thermal resistances are calculated and presented in Table III.

The core losses in the inductor (P_{E1}), are estimated using the Improved Generalized Steinmetz Equation (IGSE) and Natural Steinmetz Equation (NSE), presented in [34], [35], which take into account the triangular characteristic of the current waveform circulating through the inductor. Copper losses and temperature are defined as [34].

To calculate the losses in high-side and low-side switches (P_{E2} and P_{E3}), the models presented in [36], [37] are used. First, the conduction, switching, and reverse recovery losses are calculated for the ambient temperature. This is used in (13) to find the temperature in the component. After, losses are recalculated, considering the new temperature and its influence in drain-to-source on-state resistance (R_{DSon}) (electro-thermal

TABLE III
THERMAL RESISTANCES CALCULATED FOR LAYOUT 1.

Parameter	Thermal resistance $^{\circ}C / W$
$R_{\theta cond1}$	128
$R_{\theta conv1}$	340
$R_{\theta conv_bottom} + R_{\theta PCB1}$	164.18
$R_{\theta conv_ind}$	50.98
$R_{\theta rad_ind}$	89.23
$R_{\theta conv_bottom} + R_{\theta PCB_{ind}}$	160.46
$R_{\theta 1}$	50
$R_{\theta 2}$	31
$R_{\theta 3}$	71.27
$R_{\theta conv_bottom} + R_{\theta PCB_T2}$	175.51
$R_{\theta conv_T2}$	530
$R_{\theta fin3}$	472.554
$R_{\theta fin4}$	411.756
$R_{\theta via1}$	185.631

model).

The behavior of the $R_{DSon} \times T_J$ is provided by the manufacturer and is represented as,

$$R_{DSon}(T_J) = R_{DSon}(25^{\circ}C) \cdot \left(1 + \frac{\alpha}{100}\right)^{T_J - 25^{\circ}C} \tag{14}$$

where T_J is the junction temperature, $R_{DSon}(25^{\circ}C)$ is the value of R_{DSon} at $25^{\circ}C$, and α is the temperature coefficient, obtained from the slope of the $R_{DSon} \times T_J$. The on-state (conduction) losses P_C can be calculated as,

$$P_C = R_{DSon}(T_J) I_{RMS}^2. \tag{15}$$

Analytical results found for 50 W and 75 W in layout 1 are presented in Table IV, including power losses and the main temperature points in the power converter.

TABLE IV
ANALYTICAL RESULTS ACQUIRED IN LAYOUT 1.

Parameter	$P_{out} = 50W$	$P_{out} = 75W$
P_{E1}	1.1W	2W
P_{E2}	0.84W	1.4W
P_{E3}	0.3W	0.65W
T_{E1}	59.58°C	92.68°C
T_{E2}	78.74°C	122.56°C
T_{E3}	67.70°C	112.57°C
T_{T2}	59.87°C	92.68°C

B. Thermal model - Layout 2

In layout 2, the superficial area is increased by 62.71% when compared with layout 1, and PCB layers are reduced from four to two, as presented in Figure 4 (b). This results in the PCB copper plane thickness (t_{cu}) being two times higher related to layout 1. Heat conduction and convection, as well as thermal paths and their equivalent resistance, are calculated according to Section II. The 3-D thermal model of thermal resistances representing layout 2 is shown in Figure 7.

It is assumed that the three heat sources (inductor, low-side switch, and high-side switch) dissipate heat through the x, y, and z axes, where tracks T_3 and T_4 is now divided into three small blocks with specific length, width, and area. In each block, there will be convection at the central point both in the upward and downward directions after the heat passes




Fig. 7. 3-D thermal resistances network model developed for layout 2.

$$\begin{aligned}
& T_{T1} \cdot (2k_{cond} + k_{bottom} + k_{convT1} + 2k_{cond}) - T_{E1} \cdot 2k_{cond} - T_{\infty} \cdot 2k_{cond} - T_{\infty} \cdot k_{bottom} - T_{\infty} \cdot k_{convT1} = 0 \\
& T_{E1} \cdot (k_{eq} + k_{bottomind} + 2k_{cond} + 2k_{k1} + k_{via1}) - T_{T1} \cdot 2k_{cond} - T_{p1} \cdot k_1 - T_{p3} \cdot k_1 = P_{E1} + T_{\infty} \cdot k_{eq} + T_{\infty} \cdot k_{bottomind} + T_{\infty} \cdot k_{via1} \\
& T_{p1} \cdot (k_1 + k_2 + k_3) - T_{E1} \cdot k_1 - T_{E2} \cdot k_3 - T_{p6} \cdot k_2 = 0 \\
& T_{p2} \cdot (k_2 + k_3 + \frac{k_3}{2}) - T_{p4} \cdot \frac{k_3}{2} - T_{E2} \cdot k_3 - T_{p6} \cdot k_2 = 0 \\
& T_{p3} \cdot (k_1 + k_2 + k_3) - T_{p1} \cdot k_1 - T_{p7} \cdot k_2 - T_{E3} \cdot k_3 = 0 \\
& T_{p4} \cdot (k_2 + k_3 + \frac{k_3}{2}) - T_{p2} \cdot \frac{k_3}{2} - T_{p7} \cdot k_2 - T_{E3} \cdot k_3 = 0 \\
& T_{T2} \cdot (k_3 + k_3 + k_{convtop} + k_{bottom}) - T_{p6} \cdot k_3 - T_{p7} \cdot k_3 = T_{\infty} \cdot k_{convtop} + T_{\infty} \cdot k_{bottom} \\
& T_{p6} \cdot (2 \cdot k_2 + k_3) - T_{p1} \cdot k_2 - T_{p2} \cdot k_2 - T_{T2} \cdot k_3 = 0 \\
& T_{p7} \cdot (2 \cdot k_2 + k_3) - T_{p3} \cdot k_2 - T_{p4} \cdot k_2 - T_{T2} \cdot k_3 = 0 \\
& T_{E2} \cdot (2k_3 + k_{bottom2} + k_{condT3f1}) - T_{p1} \cdot k_3 - T_{p2} \cdot k_3 - T_{p311} \cdot k_{condT3f1} = P_{E2} + T_{\infty} \cdot k_{bottom2} \\
& T_{p311} \cdot (k_{condT3f1} + 2k_{condT312} + k_{condT31}) - T_{E3} \cdot k_{condT3f1} - T_{p322} \cdot (k_{condT312} - T_{T31} \cdot k_{condT31}) = 0 \\
& T_{T31} \cdot (k_{convT31} + k_{convbottomT31} + 4k_{condT31}) - T_{p311} \cdot 2k_{condT31} = T_{\infty} \cdot k_{convT31} + T_{\infty} \cdot k_{convbottomT31} \\
& T_{p322} \cdot (4k_{condT312} + 2k_{condT32} + k_{via16}) - T_{p311} \cdot (2k_{condT312} - T_{p33} \cdot 2k_{condT312}) = T_{\infty} \cdot k_{via16} \\
& T_{T32} \cdot (k_{convT32} + k_{convbottomT32} + 4k_{condT32}) - T_{p322} \cdot 2k_{condT32} = T_{\infty} \cdot k_{convT32} + T_{\infty} \cdot k_{convbottomT32} \\
& T_{p33} \cdot (2k_{condT312} + 2k_{condT33}) - T_{p322} \cdot (2k_{condT312} - T_{T33} \cdot 2k_{condT33}) = 0 \\
& T_{T33} \cdot (k_{convT33} + k_{convbottomT33} + 4k_{condT33}) - T_{p333} \cdot 2k_{condT33} = T_{\infty} \cdot k_{convT33} + T_{\infty} \cdot k_{convbottomT33} \\
& T_{E3} \cdot (2k_3 + k_{bottom3} + 2k_{condT41}) - T_{p3} \cdot k_3 - T_{p4} \cdot k_3 - T_{T41} \cdot 2k_{condT41} = P_{E3} + T_{\infty} \cdot k_{bottom3} \\
& T_{T41} \cdot (k_{convT41} + k_{convbottomT41} + 4k_{condT41}) - T_{E3} \cdot 2k_{condT41} - T_{p412} \cdot 2k_{condT41} = T_{\infty} \cdot k_{convT41} + T_{\infty} \cdot k_{convbottomT41} \\
& T_{p412} \cdot (2k_{condT41} + 2k_{condT42}) - T_{T41} \cdot 2k_{condT41} - T_{T42} \cdot 2k_{condT42} = 0 \\
& T_{T42} \cdot (k_{convT42} + k_{convbottomT42} + 4k_{condT42}) - T_{p412} \cdot 2k_{condT42} - T_{p423} \cdot 2k_{condT42} = T_{\infty} \cdot k_{convT42} + T_{\infty} \cdot k_{convbottomT42} \\
& T_{p423} \cdot (2k_{condT42} + 2k_{condT43}) - T_{T42} \cdot 2k_{condT42} - T_{T43} \cdot 2k_{condT43} = 0 \\
& T_{T43} \cdot (k_{convT43} + k_{convbottomT43} + 4k_{condT43}) - T_{p423} \cdot 2k_{condT43} = T_{\infty} \cdot k_{convT43} + T_{\infty} \cdot k_{convbottomT43} + T_{\infty} \cdot 2k_{condT43} \quad (16)
\end{aligned}$$

through the FR4 layer of the PCB to the surroundings. The linear system that relates different temperatures along the 3D thermal resistance model is given in equation (16), where the main points of interest are T_{E1} , T_{E2} , T_{E3} , and T_{T2} .

Considering the dimensions presented in Table II, the areas corresponding to the inductor and semiconductor switches, as well as the physical dimensions of the PCB shown in Figure 3 (b), the calculated values for the analytical method of layout 2 can be verified in Table V. The coefficients presented in Figure 7 can be found in the same way as for layout 1.

TABLE V
THERMAL RESISTANCES CALCULATED FOR LAYOUT 2.

Parameter	Thermal resistance $^{\circ}C/W$
$R_{\theta cond1}$	41.48
$R_{\theta conv1}$	276
$R_{\theta conv_bottom} + R_{\theta PCB1}$	82.79
$R_{\theta conv_ind}$	50.98
$R_{\theta rad_ind}$	89.23
$R_{\theta conv_bottom} + R_{\theta PCBind}$	82.86
$R_{\theta via1}$	61.87
$R_{\theta 1}$	99.11
$R_{\theta 2}$	70.27
$R_{\theta 31}$	52.09
$R_{\theta conv_bottom} + R_{\theta PCB_T2}$	93.25
$R_{\theta conv_T2}$	504
$R_{\theta conv_bottom} + R_{\theta PCB_E2}$	574.91
$R_{\theta conv_bottom} + R_{\theta PCB_T3_1}$	128.25
$R_{\theta cond_T3_f1}$	168.46
$R_{\theta cond_T3_1}$	126.52
$R_{\theta conv_T3_1}$	956.87
$R_{\theta conv_T3_12}$	166.25
$R_{\theta conv_bottom} + R_{\theta PCB_T3_2}$	97.96
$R_{\theta cond_T3_2}$	263.82
$R_{\theta conv_T4_2}$	1431
$R_{\theta via16}$	11.6
$R_{\theta conv_bottom} + R_{\theta PCB_T4_3}$	128.25
$R_{\theta cond_T4_3}$	448.05
$R_{\theta conv_T4_3}$	956.87
$R_{\theta conv_bottom} + R_{\theta PCB_E3}$	956.53
$R_{\theta conv_bottom} + R_{\theta PCB_T4_1}$	100.71
$R_{\theta cond_T4_1}$	164.26
$R_{\theta conv_T4_1}$	674.77
$R_{\theta conv_bottom} + R_{\theta PCB_T4_2}$	289.08
$R_{\theta cond_T4_2}$	160.44
$R_{\theta conv_T4_2}$	1431
$R_{\theta conv_bottom} + R_{\theta PCB_T4_3}$	147.30
$R_{\theta cond_T4_3}$	132.52
$R_{\theta conv_T4_3}$	1430

Analytical results found for 50 W and 75 W in layout 2 are presented in Table VI, including power losses and the main temperature points in the power converter.

TABLE VI
ANALYTICAL RESULTS ACQUIRED IN LAYOUT 2.

Parameter	$P_{out} = 50W$	$P_{out} = 75W$
P_{E1}	1.122W	1.9W
P_{E2}	0.84W	1.25W
P_{E3}	0.4W	0.65W
T_{E1}	57.01 $^{\circ}C$	80.01 $^{\circ}C$
T_{E2}	79.55 $^{\circ}C$	112.86 $^{\circ}C$
T_{E3}	68.81 $^{\circ}C$	97.86 $^{\circ}C$
T_{T2}	60.58 $^{\circ}C$	84.19 $^{\circ}C$

IV. FEA AND EXPERIMENTAL SETUP DESCRIPTION

The proposed analytical method is validated through measurements on experimental prototypes and from the FEA in Layout 1 and Layout 2. In the experimental approach, to account for variations in emissivity (ϵ) values of the components within the boost converter, a layer of matte black paint (standardizing ϵ to 0.95) is applied to the surface of the two prototypes under analysis. This is illustrated in Figure 8 (a) and (b) for layouts 1 and 2 respectively. To enhance the accuracy of thermal measurements, the use of a heat sink and forced ventilation are not used. This decision is made considering that the thermal resistance of a heat sink is nonlinear concerning factors such as length, number of fins, air flux, and altitude, among others [21], [36], [38], [39].




Fig. 8. Power converter prototype painted with matte black paint. (a) Layout 1. (b) Layout 2.

The test bench and the support box for the prototypes under test are depicted in Figure 9. Temperature measurements are conducted using a high-sensitivity thermal camera ($\pm 2^{\circ}C$, FLIR A6753sc). Monitoring of current, voltage, and power in the circuit is performed by an oscilloscope and a power meter. The circuit is powered by a DC voltage source, and two LEDs with a maximum power of 100 W are employed as the loads.

In addition, an FEA is developed using Ansys ICEPAK to estimate junction and case temperatures of semiconductor switches, as well as the internal and top temperatures of the inductor. This allows for a comparison between measurements and the proposed analytical method. The construction of the model for both configurations necessitates a comprehensive




Fig. 9. Test bench.

incorporation of key elements. This includes the 3D design, physical dimensions, and thermal conductivity properties of the copper winding materials within the inductor and its core. Additionally, careful consideration must be given to the semiconductor switch elements, encompassing the solder points connecting these components to the printed circuit board (PCB).

The assessment also includes the evaluation of airflow velocity in the x , y , and z directions, as well as mesh refinement properties. The materials and their thermal characteristics specified in the developed model are presented in Table VII.

TABLE VII
THERMAL CONDUCTIVITY OF THE MATERIALS USED IN THE FEA MODEL
DEVELOPED IN THE ANSYS ICEPAK *software*

Element	Material	Thermal conductivity ($W/m^{\circ}C$)
High-side switch	Silicon	148
Low-side switch	Silicon	148
Solder	Pb50_Sn50	46
Inductor turns	copper	400
Inductor core	AZ91 _{MMC}	38.7
Inductor package	AZ91	60.5
PCB paths	copper	400
PCB region	air ($20^{\circ}C$)	0.0261
PCB dielectric	FR4 epoxy	0.294
DUT support box	wood	0.113

For an accurate FEA simulation, the computational environment replicates the same dimensions of a wooden box with an upper opening and lateral vents. The ambient temperature is set to $20^{\circ}C$. Furthermore, heat generation points are defined as the copper winding of the inductor and the central points of the silicon cubes designated as the high-side and low-side switches.

Through the convergence of the simulation, results are obtained for different temperatures across the analyzed PCB, air displacement vectors and air heating near the heat sources due to convection and radiation processes.

The boundary conditions of the model developed in Ansys Icepak software include an ambient temperature of $20^{\circ}C$, the presence of gravitational force, turbulent flow, and a surrounding region around the PCB extending 500% in all directions.

Additionally, an estimated low wind speed in the x -direction, $v_x = 0.13m/s$, is considered due to the lateral openings in the DUT support box. Furthermore, the semiconductor switches, with power losses P_{E2} and P_{E3} located within a silicon block, and the copper winding of the inductor, with power losses P_{E1} , are designated as the 'thermal box' elements.

V. EXPERIMENTAL THERMAL VALIDATION

As aforementioned, the FEA analysis of the PCB layout is conducted using Ansys Icepak. The external region is modeled based on the laboratory test bench, as shown in Figure 9. The ambient temperature is controlled at $T_{\infty} = 20^{\circ}C$, and the air within the region is influenced by gravity force. Losses are considered as presented in Section III.

Considering the power converter with layout 1, Figures 10 (a) and (b) present the temperature distribution along the PCB top layer for $P_{out} = 50W$ and $P_{out} = 75W$, respectively. It is crucial to note that the FEA is conducted on a workstation with an 18-core, 2.3GHz processor, 64GB RAM, a graphics card with 640 GPU cores, and 4GBDDR5 memory. The FEA analysis for the PCB layout took approximately ten hours to compute the results.

The thermal results of the power converter in the experimental prototype, considering layout 1, are depicted in Figures 11 (a) and (b) for $P_{out} = 50W$ and $P_{out} = 75W$, respectively. In both conditions, the low-side switch exhibits the highest temperature along the top of the PCB, followed by the high-side switch and inductor. The low-side switch exhibits higher losses than the high-side due to the power converter gain, which is about 4.5, consequently presenting the higher temperature.




Fig. 10. Temperature distribution in the top layer of the PCB acquired with FEA. (a) $P_{out} = 50W$, $P_{E1} = 1.1W$, $P_{E2} = 0.84W$, $P_{E3} = 0.3W$. (b) $P_{out} = 75W$, $P_{E1} = 2W$, $P_{E2} = 1.4W$, $P_{E3} = 0.65W$.




Fig. 11. Experimental thermal measurements for synchronous boost converter, 13mm lens, 10cm from object, $\varepsilon = 0.95$. (a) $P_{out} = 50W$. (b) $P_{out} = 75W$, scale from $30^\circ C$ to $150^\circ C$.

The temperatures obtained for layout 1 using the proposed analytical method are compared with measurements and FEA in Table VIII for 50W, and in Table IX for 75W. The error column evaluates the error between the proposed analytical method and the prototype measurement.

TABLE VIII
THERMAL RESULTS ACQUIRED WITH $P_{out} = 50W$.

Parameter	Proposed	FEA	Prototype	Error
T_{E1}	$59.58^\circ C$	$62.46^\circ C$	$57.8^\circ C$	3.08%
T_{E2}	$78.74^\circ C$	$78.63^\circ C$	$78.9^\circ C$	0.2%
T_{E3}	$67.70^\circ C$	$70.61^\circ C$	$70.5^\circ C$	3.97%
T_{T2}	$59.87^\circ C$	$56.68^\circ C$	$63.7^\circ C$	6.01%

TABLE IX
THERMAL RESULTS ACQUIRED WITH $P_{out} = 75W$.

Parameter	Proposed	FEA	Prototype	Error
T_{E1}	$92.68^\circ C$	$90.31^\circ C$	$85.0^\circ C$	9.03%
T_{E2}	$122.56^\circ C$	$118.27^\circ C$	$120.6^\circ C$	1.62%
T_{E3}	$112.57^\circ C$	$110.16^\circ C$	$109.5^\circ C$	2.80%
T_{T2}	$93.24^\circ C$	$97.11^\circ C$	$94.7^\circ C$	1.54%

As presented in Table VIII and Table IX, the T_{T2} and T_{E1} have shown the highest source of error, respectively. The T_2 PCB path is an interface among three thermal sources (P_{E1} , P_{E2} e P_{E3}), so the three sources of errors can impact the T_{T2} estimation. Also, T_{E1} can be impacted by the thermal losses estimated in the inductor and the errors in the estimated T_{E2} and T_{E3} . In layout 1, the average error for 50 W and 75 W are 3.74% and 3.31%, respectively.

For the power converter with layouts 2, Figures 12 (a) and (b) present the temperature distribution along the PCB top layer for $P_{out} = 50W$ and $P_{out} = 75W$, respectively. The thermal results of the power converter in the experimental prototype, considering layout 2, are depicted in Figures 13 (a) and (b) for $P_{out} = 50W$ and $P_{out} = 75W$, respectively. As for layout 1, in both conditions, the low-side switch exhibits the highest temperature along the top of the PCB, followed by the high-side switch and the inductor.




Fig. 12. Temperature distribution in the top layer of the PCB acquired with FEA. (a) $P_{out} = 50W$, $P_{E1} = 1.122W$, $P_{E2} = 0.84W$, $P_{E3} = 0.4W$. (b) $P_{out} = 75W$, $P_{E1} = 1.9W$, $P_{E2} = 1.25W$, $P_{E3} = 0.65W$.

The temperatures obtained for layout 2 using the proposed analytical method are compared with measurements and FEA in Table X for 50W, and in Table XI for 75W. The T_{E2} and T_{E3} have presented the highest source of error in the layout 2 thermal model. Thus, T_{E2} can be impacted by the proximity of the auxiliary components in the PCB (gate driver, microcontroller) and the irregularity of T_3 PCB path. Also, T_{E3} could be impacted by the error in the power loss estimation and the irregularity in the T_4 PCB path. In layout 2, the average error for 50 W and 75 W are 2.69% and 2.64%, respectively.

TABLE X
THERMAL RESULTS ACQUIRED WITH $P_{out} = 50W$.

Parameter	Proposed	FEA	Prototype	Error
T_{E1}	$57.01^\circ C$	$61.46^\circ C$	$55.5^\circ C$	2.72%
T_{E2}	$79.55^\circ C$	$77.27^\circ C$	$76.2^\circ C$	4.39%
T_{E3}	$68.81^\circ C$	$73.50^\circ C$	$67.9^\circ C$	1.34%
T_{T2}	$60.58^\circ C$	$63.90^\circ C$	$61.9^\circ C$	2.13%

TABLE XI
THERMAL RESULTS ACQUIRED WITH $P_{out} = 50W$.

Parameter	Proposed	FEA	Prototype	Error
T_{E1}	$80.01^\circ C$	$90.36^\circ C$	$77.3^\circ C$	3.51%
T_{E2}	$112.86^\circ C$	$112.36^\circ C$	$112.3^\circ C$	0.5%
T_{E3}	$97.86^\circ C$	$108.85^\circ C$	$101.6^\circ C$	3.68%
T_{T2}	$84.19^\circ C$	$94.56^\circ C$	$86.7^\circ C$	2.89%




Fig. 13. Experimental thermal measurements for synchronous boost converter, 13mm lens, 10cm from object, $\varepsilon = 0.95$. (a) $P_{out} = 50W$. (b) $P_{out} = 75W$, scale from $30^\circ C$ to $150^\circ C$.

VI. CONCLUSIONS

This work presented an accurate analytical electro-thermal model and a 3-D thermal resistance network for an SMD-based synchronous commutation cell. These are used to estimate temperature distribution for a synchronous boost converter. Additionally, the method can be used in every power converter based on a synchronous commutation cell.

The results obtained by the proposed analytical method are compared to prototype measurements and FEA with two different layouts and two different loads. Results found for both layout 1 and layout 2 demonstrated good accuracy, with average temperature errors related to prototype measurements of 3.74% and 2.69%, respectively. Furthermore, only a specific point of analysis showed an error exceeding 9% compared to the experimental prototype, thus validating the effectiveness of the proposed methodology.

As the analytical method is based on equations, it is significantly faster compared to the numerical method developed through FEA analysis. This enables the PCB designer to evaluate various layouts of their project within seconds rather than spending several hours with FEA analysis. The analytical method also can be used by the PCB designer to test and compare different scenarios before the prototyping process,

such as different PCB path mechanical characteristics and the thermal interaction among the elements and the ambient.

APPENDIX

3-D thermal resistances network model and equation (13) coefficients calculation:

$$k_{cond} = \frac{1}{R_{cond1}} = \frac{1}{\frac{l_1}{k_{Cu} \cdot t_{Cu} \cdot w_1}} \quad (17)$$

where l_1 and w_1 are the T_1 length and width;

$$k_{bottom} = \frac{1}{\frac{L_{Cbottom}}{k_{air} \cdot Nu_{bottom} \cdot A_{bottom}}} \quad (18)$$

where A_{bottom} is the bottom area of the PCB, Nu_{bottom} the Nusselt coefficient from the bottom of the PCB.

$$k_{convT1} = \frac{1}{\frac{L_{CT1}}{k_{air} \cdot Nu_{T1} \cdot A_{T1}}} \quad (19)$$

where

$$k_{eq} = \frac{1}{R_{convind} + R_{radind}} \quad (20)$$

where $R_{convind}$ and R_{radind} are the convection and radiation thermal resistances from the inductor.

$$k_1 = \frac{1}{\frac{l_2}{w_2 \cdot t_{Cu} \cdot k_{Cu}} - \frac{1}{k_2}} \quad (21)$$

where l_2 and w_2 are the T_2 length and width.

$$k_2 = \frac{1}{\frac{0.0055}{w_2 \cdot t_{Cu} \cdot k_{Cu}}} \quad (22)$$

$$k_3 = \frac{1}{\frac{w_2}{l_2 \cdot t_{Cu} \cdot k_{Cu}}} \quad (23)$$

$$k_{bottomind} = \frac{1}{\frac{t - 2 \cdot t_{Cu}}{k_{FR4} \cdot A_{ind}} + k_{bottom}} \quad (24)$$

where t is the PCB thickness.

$$k_{via1} = k_{via2} = \frac{1}{\frac{R_{\theta filler} \cdot R_{\theta barrel}}{R_{\theta filler} + R_{\theta barrel}}} \quad (25)$$

$$k_{convT2} = \frac{1}{\frac{L_{C2}}{k_{air} \cdot Nu_2 \cdot A_2}} \quad (26)$$

$$\eta a_3 = \frac{\tanh(m_3 \cdot L_{C3})}{m_3 \cdot L_{C3}} \quad (27)$$

where L_{C3} is the fin critical length.

$$m_3 = \sqrt{\frac{h_3 \cdot p_3}{k_{Cu} A_3}} \quad (28)$$

where h_3 is the convection coefficient, A_3 the fin area, p_3 the fin perimeter.

$$\eta a_4 = \frac{\tanh(m_4 \cdot L_{C4})}{m_4 \cdot L_{C4}} \quad (29)$$

$$k_{fin3} = \frac{1}{\eta a_3 \cdot h_3 \cdot L_3 \cdot w_3} \quad (30)$$

where ηa_3 is the fin efficiency, h_3 the convection coefficient, L_3 and w_3 the fin length and width;

$$k_{fin4} = \frac{1}{\eta a_4 \cdot h_4 \cdot L_4 \cdot w_4} \quad (31)$$

$$q_{te2} = P_{E2} \cdot \eta a_3 \quad (32)$$

where P_{E2} is the power loss from the low-side semiconductor switch;

$$q_{te3} = P_{E3} \cdot \eta a_4 \quad (33)$$

where P_{E3} is the power loss from the low-side semiconductor switch.

REFERENCES

- [1] K. Wang, L. Wang, X. Yang, X. Zeng, W. Chen, and H. Li, "A multiloop method for minimization of parasitic inductance in gan-based high-frequency dc-dc converter," *IEEE Transactions on Power Electronics*, vol. 32, no. 6, pp. 4728–4740, June 2017.
- [2] K. Jin, L. Gu, and J. Wang, "A 10-mhz resonant converter with a synchronous rectifier for low-voltage applications," *IEEE Transactions on Power Electronics*, vol. 34, no. 4, pp. 3339–3347, April 2019.
- [3] Y. Zhang, H.-P. Nee, T. Hammam, I. Belov, P. Ranstad, and M. Bakowski, "Multiphysics characterization of a novel sic power module," *IEEE Transactions on Components, Packaging and Manufacturing Technology*, vol. 9, no. 3, pp. 489–501, 2019.
- [4] M. Liu and S. S. H. Hsu, "A miniature 300-mhz resonant dc-dc converter with gan and cmos integrated in ipd technology," *IEEE Transactions on Power Electronics*, vol. 33, no. 11, pp. 9656–9668, Nov 2018.
- [5] A. Lidow, J. Strydom, M. de Rooij, and D. Reusch, *GaN Transistors for Efficient Power Conversion*, 2nd ed. Stanford: John Wiley & Sons, 2019.
- [6] A. Hariya, T. Koga, K. Matsuura, H. Yanagi, S. Tomioka, Y. Ishizuka, and T. Ninomiya, "Circuit design techniques for reducing the effects of magnetic flux on gan-hemts in 5-mhz 100-w high power-density llc resonant dc-dc converters," *IEEE Transactions on Power Electronics*, vol. 32, no. 8, pp. 5953–5963, Aug 2017.
- [7] E. O. Prado, P. C. Bolsi, H. C. Sartori, and J. R. Pinheiro, "An overview about si, superjunction, sic and gan power mosfet technologies in power electronics applications," *Energies*, vol. 15, no. 14, p. 5244, 2022.
- [8] A. Letellier, M. R. Dubois, J. P. F. Trovao, and H. Maher, "Calculation of printed circuit board power-loop stray inductance in gan or highdi/dt applications," *IEEE Transactions on Power Electronics*, vol. 34, no. 1, pp. 612–623, Jan 2019.
- [9] J. Qian, "Rf models for active ipems," MASTER OF SCIENCE IN ELECTRICAL ENGINEERING, Virginia Polytechnic Institute and State University, 2003.
- [10] E. Gurpinar, F. Iannuzzo, Y. Yang, A. Castellazzi, and F. Blaabjerg, "Design of low-inductance switching power cell for gan hemt based inverter," *IEEE Transactions on Industry Applications*, vol. 54, no. 2, pp. 1592–1601, March 2018.
- [11] R. Wu, F. Iannuzzo, H. Wang, and F. Blaabjerg, "Fast and accurate icepak-pspice co-simulation of igbts under short-circuit with an advanced pspice model," in *7th IET International Conference on Power Electronics, Machines and Drives (PEMD 2014)*, 2014, pp. 1–5.
- [12] R. Remsburg, *Advanced thermal design of electronic equipment*, 1st ed. New York: Springer, 1998.
- [13] E. O. Prado, P. C. Bolsi, L. Aleixo, T. Piovesan, F. F. Costa, M. Fontana, A. C. Lima, H. C. Sartori, and J. R. Pinheiro, "A comparative evaluation of smd and to220 power mosfets in power electronics application," in *2023 15th Seminar on Power Electronics and Control (SEPOC)*. IEEE, 2023, pp. 1–6.
- [14] D. Gautam, D. Wager, F. Musavi, M. Edington, W. Eberle, and W. G. Dunford, "A review of thermal management in power converters with thermal vias," in *2013 Twenty-Eighth Annual IEEE Applied Power Electronics Conference and Exposition (APEC)*. IEEE, 2013, pp. 627–632.
- [15] V. Baker, B. Fan, J. Knoll, R. Burgos, and W. Chen, "Thermal dissipation approach comparison and evaluation for sic surface mount devices," in *2021 IEEE Energy Conversion Congress and Exposition (ECCE)*. IEEE, 2021, pp. 5670–5676.
- [16] S. Ji, D. Reusch, and F. C. Lee, "High-frequency high power density 3-d integrated gallium-nitride-based point of load module design," *IEEE Transactions on Power Electronics*, vol. 28, no. 9, pp. 4216–4226, 2013.
- [17] D. Reusch and J. Strydom, "Understanding the effect of pcb layout on circuit performance in a high-frequency gallium-nitride-based point of load converter," *IEEE Transactions on Power Electronics*, vol. 29, no. 4, pp. 2008–2015, April 2014.
- [18] X. Huang, Z. Liu, Q. Li, and F. C. Lee, "Evaluation and application of 600 v gan hemt in cascode structure," *IEEE Transactions on Power Electronics*, vol. 29, no. 5, pp. 2453–2461, May 2014.
- [19] H. Chen, B. Ji, V. Pickert, and W. Cao, "Real-time temperature estimation for power mosfets considering thermal aging effects," *IEEE Transactions on Device and Materials Reliability*, vol. 14, no. 1, pp. 220–228, 2013.
- [20] K. Yang, J. Guo, H. Ge, B. Bilgin, V. Loukanov, and A. Emadi, "Transient electro-thermal analysis for a mosfet based traction inverter," in *2014 IEEE Transportation Electrification Conference and Expo (ITEC)*. IEEE, 2014, pp. 1–6.
- [21] M. Melito, A. Gaito, and G. Sorrentino, "Thermal effects and junction temperature evaluation of power mosfets," *DocID028570 Rev*, vol. 1, p. 141, 2015.
- [22] Y. Shen, H. Wang, F. Blaabjerg, H. Zhao, and T. Long, "Thermal modeling and design optimization of pcb vias and pads," *IEEE Transactions on Power Electronics*, pp. 1–1, 2019.
- [23] E. M. Dede, P. Schmalenberg, T. Nomura, and M. Ishigaki, "Design of anisotropic thermal conductivity in multilayer printed circuit boards," *IEEE Transactions on Components, Packaging and Manufacturing Technology*, vol. 5, no. 12, pp. 1763–1774, Dec 2015.
- [24] E. M. Dede, C. Wang, Y. Liu, P. Schmalenberg, F. Zhou, J. Shin, and M. Ishigaki, "Electrothermal circuit design with heat flow control - synchronous buck converter case study," *IEEE Transactions on Components, Packaging and Manufacturing Technology*, vol. 8, no. 2, pp. 226–235, Feb 2018.
- [25] E. A. Jones and M. de Rooij, "Thermal characterization and design for a high density gan-based power stage," in *2018 IEEE 6th Workshop on Wide Bandgap Power Devices and Applications (WiPDA)*, 2018, pp. 295–302.
- [26] Y. Zhang, "Improved numerical-analytical thermal modeling method of the pcb with considering radiation heat transfer and calculation of components' temperature," *IEEE Access*, vol. 9, pp. 92 925–92 940, 2021.
- [27] J. Reichl, J. M. Ortiz-Rodríguez, A. Hefner, and J.-S. Lai, "3-d thermal component model for electrothermal analysis of multichip power modules with experimental validation," *IEEE Transactions on Power Electronics*, vol. 30, no. 6, pp. 3300–3308, 2015.
- [28] M. Shahjalal, M. R. Ahmed, H. Lu, C. Bailey, and A. J. Forsyth, "An analysis of the thermal interaction between components in power converter applications," *IEEE Transactions on Power Electronics*, vol. 35, no. 9, pp. 9082–9094, 2020.
- [29] H. Delaram, A. Dastfan, and M. Norouzi, "Optimal thermal placement and loss estimation for power electronic modules," *IEEE Transactions on Components, Packaging and Manufacturing Technology*, vol. 8, no. 2, pp. 236–243, Feb 2018.
- [30] H. Chen, J. Yang, and S. Xu, "Electrothermal-based junction temperature estimation model for converter of switched reluctance motor drive system," *IEEE Transactions on Industrial Electronics*, vol. 67, no. 2, pp. 874–883, 2020.
- [31] Z. Staliulionis, Z. Zhang, R. Pittini, M. A. E. Andersen, A. Noreika, and P. Tarvydas, "Thermal modelling and design of on-board dc-dc power converter using finite element method," *Elektronika Ir Elektrotechnika*, vol. 20, pp. 38–44, 2014.
- [32] Y. A. Cengel and A. J. Ghajar, *Heat and Mass Transfer: Fundamentals and Applications*, 4th ed. New York: AMGH editora LTDA, 2012.
- [33] T. L. Bergman, A. S. Lavine, F. P. Incropera, and D. P. DeWitt, *Fundamentals of heat and mass transfer*, 8th ed. United States: Wiley, 2018.
- [34] S. Yue, Y. Li, Q. Yang, X. Yu, and C. Zhang, "Comparative analysis of core loss calculation methods for magnetic materials under nonsinusoidal excitations," *IEEE transactions on magnetics*, vol. 54, no. 11, pp. 1–5, 2018.
- [35] P. C. Bolsi, E. O. Prado, H. C. Sartori, and J. R. Pinheiro, "Comparative analysis among steinmetz-based analytical models applied to inductors using iron powder material considering dc bias," in *2022 14th Seminar on Power Electronics and Control (SEPOC)*. IEEE, 2022, pp. 1–6.
- [36] E. O. Prado, P. C. Bolsi, H. C. Sartori, and J. R. Pinheiro, "Simple analytical model for accurate switching loss calculation in power mosfets using non-linearities of miller capacitance," *IET Power Electronics*, vol. 15, no. 7, pp. 594–604, 2022.
- [37] D. Graovac, M. Purschel, and A. Kiep, "Mosfet power losses calculation using the data-sheet parameters," *Infineon application note*, vol. 1, 2006.
- [38] S. Lee, "Optimum design and selection of heat sinks," *IEEE Transactions on Components, Packaging, and Manufacturing Technology: Part A*, vol. 18, no. 4, pp. 812–817, 1995.
- [39] *Heat Sink Selection Guide for Thermally Enhanced SO8-FL*, On Semiconductor, February 2015, rev. 1.